发明名称 |
Apparatus and methodology for a write hub that supports high speed and low speed data rates |
摘要 |
A write hub is described. The write hub has a plurality of registers. Each one of the registers helps generate a write address to a different memory bank from amongst a plurality of memory banks. Each of the registers are arranged in a ring so that each register can pass a pointer value toward a next register within the ring. The ring of registers further comprise a multiplexer between each of the registers. Each multiplexer has an output path that flows toward a next register within the ring relative to the multiplexer. Each multiplexer can introduce a pointer value to the ring at a next register within the ring.
|
申请公布号 |
US7124241(B1) |
申请公布日期 |
2006.10.17 |
申请号 |
US20030431875 |
申请日期 |
2003.05.07 |
申请人 |
AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE.LTD. |
发明人 |
REEVE RICK;SCHOBER RICHARD L.;COLLOFF IAN;VAJJHALA PRASAD |
分类号 |
G06F13/14 |
主分类号 |
G06F13/14 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|