发明名称 VERIFICATION SUPPORT APPARATUS, VERIFICATION SUPPORT METHOD, VERIFICATION SUPPORT PROGRAM AND RECORDING MEDIUM
摘要 PROBLEM TO BE SOLVED: To promote efficiency of load reduction and verification operation of a user in the verification operation. SOLUTION: In a verification support device 1401, a detection part 1403 detects false-path description information from among system mode operation setting information 1200 relating to a verification object circuit. An analyzing part 1404 analyzes detected description information for each of a system-mode operation and a test mode operation relating to the verification object circuit. A synchronization deciding part 1405 decides whether the drive clocks from the first drive clock to the fourth driving clock are all synchronized. Also, an appropriation validity/invalidity deciding part 1406 decides whether false-path description information can be appropriated for a test mode operation from the decision result of the synchronization deciding part 1405. A generation part 1407 generates a test mode operation setting information 1414 from the decision result of the appropriation validity/invalidity deciding part 1406. COPYRIGHT: (C)2006,JPO&NCIPI
申请公布号 JP2006260492(A) 申请公布日期 2006.09.28
申请号 JP20050080752 申请日期 2005.03.18
申请人 FUJITSU LTD 发明人 SHIMIZU TOSHIHITO;ITAYA KOICHI;WATANABE HITOSHI
分类号 G06F17/50;H01L21/82;H01L21/822;H01L27/04 主分类号 G06F17/50
代理机构 代理人
主权项
地址