发明名称 TEST SYSTEM
摘要 PROBLEM TO BE SOLVED: To solve a problem wherein it is difficult to test the path between a random logic circuit and an exclusive macro, in the random logic circuit having a computing unit and a circuit mixedly having the exclusive macro such as a memory. SOLUTION: An SRAM 90 of scan test non-corresponding type receives an output of a multiplier 66. Circuits 62, 64, 70, 76, 84 and 86 for test transfer to test mode based on a predetermined command. When the transfer to the test mode is commanded, data provided to the multiplier 66 is switched to data for test, and an output value of the SRAM 90 is compared with a predetermined expected value. COPYRIGHT: (C)2006,JPO&NCIPI
申请公布号 JP2006258654(A) 申请公布日期 2006.09.28
申请号 JP20050077718 申请日期 2005.03.17
申请人 JAPAN RADIO CO LTD 发明人 OKAMURA TOSHIYUKI
分类号 G01R31/28;H01L21/822;H01L27/04;H03K19/00 主分类号 G01R31/28
代理机构 代理人
主权项
地址