发明名称 CURRENT SENSING CIRCUIT WITH A CURRENT-COMPENSATED DRAIN VOLTAGE REGULATION
摘要 <p>The present invention facilitates more accurate data reads by compensating for parasitic behavior (662) - thus regulating the voltage at the drain (610) of a core memory cell (604) rather than at the output of a sensing circuit. More particularly, respective voltages at one or more nodes (660), such as the start of a bitline at a sensing circuit, for example, are adjusted to compensate for voltage drops that may occur due to parasitic behavior (662). Maintaining the substantially constant voltage levels at core memory cells allows comparisons to be made under ideal conditions while reducing the side leakages in virtual ground schemes. This mitigates margin loss and facilitates more reliable data sensing.</p>
申请公布号 WO2006102390(A1) 申请公布日期 2006.09.28
申请号 WO2006US10363 申请日期 2006.03.22
申请人 SPANSION LLC;WADHWA, SAMEER;VENKATESH, BHIMACHAR 发明人 WADHWA, SAMEER;VENKATESH, BHIMACHAR
分类号 G11C16/30;G11C5/14;G11C7/12;G11C16/24 主分类号 G11C16/30
代理机构 代理人
主权项
地址