| 摘要 |
Techniques and apparatus to reduce duty cycle distortion in DRAM devices caused by process variations are provided. By dividing the undelayed output signal from the data receivers into two separate paths and providing independently adjustable delay blocks in each path leading to the rising and falling edge data latches, the setup and/or hold timing margins may be adjusted.
|
