发明名称 MULTIPROCESSOR SYSTEM
摘要 PROBLEM TO BE SOLVED: To provide a multiprocessor system, for locally and continuously reducing power consumption by reducing bias in processing load, and dispersing external stress, and thereby to continuously secure reliability in system operation for a long period of time. SOLUTION: A state detecting circuit 7 detects a time slot wherein each of a plurality of processors 1_1 to 1_n uses input and output bus 3_1. A usage rate counter 8 counts a usage rate of the input and output bus in processor units within a given period indicated by a reference timing pulse TP, based on a signal indicating a used hour in processor unit detected by the state detecting circuit 7. A processor control circuit compares the usage rates of processors 1_1 to 1_n counted by the usage rate counter 8. The processing is changed from the processor with high usage rate to the processor with low usage rate. COPYRIGHT: (C)2006,JPO&NCIPI
申请公布号 JP2006260445(A) 申请公布日期 2006.09.28
申请号 JP20050080218 申请日期 2005.03.18
申请人 FUJITSU LTD 发明人 SHIBA TAMIO;HISAMA KAZUNORI;IBA HIDEO
分类号 G06F9/50 主分类号 G06F9/50
代理机构 代理人
主权项
地址