发明名称 SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE AND p-CHANNEL MOS TRANSISTOR
摘要 PROBLEM TO BE SOLVED: To enhance operating speed of a p-channel MOS transistor. SOLUTION: An SiGe mixed crystal layer is formed epitaxially on the opposite sides of the channel region of a p-channel MOS transistor and a uniaxial compressive stress is generated in the channel region. The gate electrode is covered with a compressive stress film accumulating compressive stress through a gate sidewall insulation film and an in-plane compressive stress is further applied to the channel region. COPYRIGHT: (C)2006,JPO&NCIPI
申请公布号 JP2006253317(A) 申请公布日期 2006.09.21
申请号 JP20050066028 申请日期 2005.03.09
申请人 FUJITSU LTD 发明人 SHIMA MASASHI;SHIMAMUNE YOSUKE;HATADA AKIRA;KATAUE AKIRA;TAMURA NAOYOSHI
分类号 H01L21/8238;H01L27/092;H01L29/78 主分类号 H01L21/8238
代理机构 代理人
主权项
地址