发明名称 COMPLEMENTARY METAL OXIDE SEMICONDUCTOR INTEGRATED CIRCUIT USING UNIAXIAL COMPRESSIVE STRESS AND BIAXIAL COMPRESSIVE STRESS
摘要 A transistor may be formed of different layers of silicon germanium, a lowest layer having a graded germanium concentration and upper layers having constant germanium concentrations such that the lowest layer is of the form Si1-xGex. The highest layer may be of the form Si1-yGey on the PMOS side. A source and drain may be formed of epitaxial silicon germanium of the form Si1-zGez on the PMOS side. In some embodiments, x is greater than y and z is greater than x in the PMOS device. Thus, a PMOS device may be formed with both uniaxial compressive stress in the channel direction and in-plane biaxial compressive stress. This combination of stress may result in higher mobility and increased device performance in some cases.
申请公布号 WO2006099198(A1) 申请公布日期 2006.09.21
申请号 WO2006US08707 申请日期 2006.03.08
申请人 INTEL CORPORATION;KAVALIEROS, JACK;BRASK, JUSTIN;DOCZY, MARK;METZ, MATTHEW;DATTA, SUMAN;DOYLE, BRIAN;CHAU, ROBERT;WANG, EVERETT;MATAGNE, PHILIPPE;SHIFREN, LUCIAN;JIN, BEEN;STETTLER, MARK;GILES, MARTIN 发明人 KAVALIEROS, JACK;BRASK, JUSTIN;DOCZY, MARK;METZ, MATTHEW;DATTA, SUMAN;DOYLE, BRIAN;CHAU, ROBERT;WANG, EVERETT;MATAGNE, PHILIPPE;SHIFREN, LUCIAN;JIN, BEEN;STETTLER, MARK;GILES, MARTIN
分类号 H01L21/8238;H01L21/336 主分类号 H01L21/8238
代理机构 代理人
主权项
地址