发明名称 Signal controlling circuit
摘要 There is described a signal controlling circuit particularly used in a printer or copier. The circuit includes a delay chain section to generate a plurality of delayed clock signals, a synchronized signal detecting section to detect a number of delay stages, a total delay time of which is equivalent to a single period of the reference clock signal, based on delayed clock signals synchronized with an index signal and are selected from the plurality of delayed clock signals, an index signal counting section to count index signals inputted into the index signal counting section, a phase shift calculating section to calculate a phase shift amount in respect to the reference clock signal, and a delayed clock selecting section to select a specific delayed clock signal out of the plurality of delayed clock signals in an alternative way, so as to output the specific delayed clock signal to an external section.
申请公布号 US7110017(B2) 申请公布日期 2006.09.19
申请号 US20030383048 申请日期 2003.03.06
申请人 KONICA CORPORATION 发明人 YOSHINO TAKESHI;IZUMIYA KENJI;TAKAKI KOUICHI
分类号 B41J2/435;B41J2/44;G06F1/06;G06F1/12;H03K5/15 主分类号 B41J2/435
代理机构 代理人
主权项
地址