发明名称 SEMICONDUCTOR MEMORY APPARATUS AND ITS OPERATING METHOD
摘要 PROBLEM TO BE SOLVED: To provide a semiconductor memory apparatus in which power consumption can be reduced. SOLUTION: The semiconductor memory apparatus 1 is provided with a plurality of memory cells 11 connected respectively to a plurality of word lines WL, and a refresh circuit 40. The refresh circuit 40 refreshes each of the plurality of memory cells 11 with some timer period by driving successively the plurality of word lines WL. When a mode is shifted to a standby mode from an active mode, the refresh circuit 40 sets variably a timer period for each of the plurality of memory cells 11 in accordance with disturbance quantity during the active mode period. COPYRIGHT: (C)2006,JPO&NCIPI
申请公布号 JP2006244641(A) 申请公布日期 2006.09.14
申请号 JP20050060987 申请日期 2005.03.04
申请人 NEC ELECTRONICS CORP 发明人 TAKAHASHI HIROYUKI;HIROTA TAKUYA
分类号 G11C11/406 主分类号 G11C11/406
代理机构 代理人
主权项
地址