发明名称 |
Selective implementation of barrier layers to achieve threshold voltage control in CMOS device fabrication with high k dielectrics |
摘要 |
A method of forming a CMOS structure, and the device produced therefrom, having improved threshold voltage and flatband voltage stability. The inventive method includes the steps of providing a semiconductor substrate having an nFET region and a pFET region; forming a dielectric stack atop the semiconductor substrate comprising an insulating interlayer atop a high k dielectric; removing the insulating interlayer from the nFET region without removing the insulating interlayer from the pFET region; and providing at least one gate stack in the pFET region and at least one gate stack in the nFET region. The insulating interlayer can be AlN or AlO<SUB>x</SUB>N<SUB>y</SUB>. The high k dielectric can be HfO<SUB>2</SUB>, hafnium silicate or hafnium silicon oxynitride. The insulating interlayer can be removed from the nFET region by a wet etch including a HCl/H<SUB>2</SUB>O<SUB>2 </SUB>peroxide solution.
|
申请公布号 |
US7105889(B2) |
申请公布日期 |
2006.09.12 |
申请号 |
US20040863830 |
申请日期 |
2004.06.04 |
申请人 |
INTERNATIONAL BUSINESS MACHINES CORPORATION |
发明人 |
BOJARCZUK, JR. NESTOR A.;CABRAL, JR. CYRIL;CARTIER EDUARD A.;COPEL MATTHEW W.;FRANK MARTIN M.;GOUSEV EVGENI P.;GUHA SUPRATIK;JAMMY RAJARAO;NARAYANAN VIJAY;PARUCHURI VAMSI K. |
分类号 |
H01L29/792;H01L21/28;H01L21/8238;H01L29/49;H01L29/51;H01L31/113;H01L31/119 |
主分类号 |
H01L29/792 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|