发明名称 Apparatus and method for calculating a representation of a result operand
摘要 An apparatus for calculating a representation of a result operand of the non-linear logical operation between a first operand and a second operand includes a first logic gate and a second logic gate. Each operand is represented by two auxiliary operands, which, when linearly combined together result in the respective operand. The first and second logic gates are designed such that an average energy consumption of the first or second logic gate is substantially equal to a plurality of combinations of auxiliary operands at the beginning of a first operation cycle and auxiliary operands at the beginning of a second operating cycle, the average energy being derivable from a plurality of different orders of occurrences of the first to fourth auxiliary operands.
申请公布号 US2006200514(A1) 申请公布日期 2006.09.07
申请号 US20050187039 申请日期 2005.07.20
申请人 INFINEON TECHNOLOGIES AG 发明人 FISCHER WIELAND;GAMMEL BERNDT
分类号 G06F7/38 主分类号 G06F7/38
代理机构 代理人
主权项
地址