发明名称 SEMICONDUCTOR INTEGRATED CIRCUIT
摘要 PROBLEM TO BE SOLVED: To provide a semiconductor integrated circuit having reduced circuit scale and reduced power consumption while achieving desired processing throughput, by making the processing in the encryption and decryption of AES system be allocated to hardware having a core logic circuit and a microprocessor operating on the basis of software. SOLUTION: The semiconductor integrated circuit comprises: the microprocessor for generating at least one key and a plurality of control signals to be used in the encryption processing; a selection circuit for selecting one of a plurality of input data groups and a plurality of feedback data groups; a storage circuit for storing the plurality of data groups output from the selection circuit; and a logic circuit for generating the plurality of feedback data groups to supply them to a feedback loop, as preliminary processing, and then performing the encryption or decryption processing for the plurality of input data groups by converting the arithmetic result performed sequentially using the plurality of feedback data groups, with reference to a conversion table. COPYRIGHT: (C)2006,JPO&NCIPI
申请公布号 JP2006235440(A) 申请公布日期 2006.09.07
申请号 JP20050052602 申请日期 2005.02.28
申请人 SEIKO EPSON CORP 发明人 HASHIMOTO KOJI
分类号 G09C1/00 主分类号 G09C1/00
代理机构 代理人
主权项
地址