发明名称 Clock signal synthesizer with multiple frequency outputs and method for synthesizing clock signal
摘要 A method for synthesizing a clock signal with multiple frequency outputs for use in a converter for converting a non-interlacing scan data into an interlacing scan data is disclosed. The converter provides a first reference clock signal with a frequency F 1. The method includes the steps of receiving the first reference clock signal with the frequency F 1 to generate and output a clock signal with a frequency F 1 xN, proceeding a divided-by-P 1 and a divided-by-P 2 operations on the clock signal with a frequency F 1 xN, respectively, to output a first output clock signal with a frequency F 1 xN/P 1 and a second output clock signal with a frequency F 1 xN/P 2, respectively. The value P 2 /P 1 correlates to a ratio of the pixel number of a horizontal scan line in the non-interlacing scan data to that in the interlacing scan data. In addition, a clock signal synthesizer with multiple frequency outputs is also disclosed.
申请公布号 US7102690(B2) 申请公布日期 2006.09.05
申请号 US20020231847 申请日期 2002.08.30
申请人 VIA TECHNOLOGIES INC. 发明人 LEE CHUAN-CHEN;TAI CHIA-LIANG;HUANG YI-CHIEH
分类号 H04N7/01;H04N5/06;H04N5/44;H04N9/64 主分类号 H04N7/01
代理机构 代理人
主权项
地址