发明名称 |
A method to fabricate variable work function gatesfor fusi devices |
摘要 |
An embodiment for forming variable work function gates in a FUSI device is described. The embodiment uses a work function doping implant to dope the polysilicon to achieve a desired work function. Selective epitaxy growth (SEG) preferably is used to form silicon over the source/drain regions. The doped poly-Si gate is fully silicided to form fully silicided gates that have a desired work function. We form a gate dielectric layer and a gate layer over the substrate. We implant impurities into the gate layer gate in the NMOS gate regions and the PMOS gate regions. We pattern the cap layer, the gate layer and the gate dielectric layer to form a NMOS gate and a PMOS gate. We form fully silicided NMOS gate and fully silicided PMOS gate.
|
申请公布号 |
SG124343(A1) |
申请公布日期 |
2006.08.30 |
申请号 |
SG20050008193 |
申请日期 |
2005.12.19 |
申请人 |
CHARTERED SEMICONDUCTOR MANUFACTURING LTD |
发明人 |
FU CHONG YUNG;KYUN SOHN DONG;HOE ANG CHEW;RAJ VERMA PURAKH;CHOO HSIA LIANG |
分类号 |
|
主分类号 |
|
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|