发明名称 Method and apparatus for partial memory power shutoff
摘要 A method for managing host system power consumption is provided. The host system includes host memory and external memory. The method initiates with providing a processor in communication with a memory chip over a bus. The memory chip is external memory. Then, a usage measurement of the external memory is determined. If the usage measurement is below a threshold value, the method includes copying data from the memory chip to the host memory and terminating power to the memory chip. In one embodiment, the power is terminated to at least one bank of memory in the memory chip. In another embodiment, an amount of reduction of the external memory can be determined rather than a usage measurement. In yet another embodiment, an address map is reconfigured in order to maintain a contiguous configuration. A graphical user interface and a memory chip are provided also.
申请公布号 US7100013(B1) 申请公布日期 2006.08.29
申请号 US20020232504 申请日期 2002.08.30
申请人 NVIDIA CORPORATION 发明人 DE WAAL ABRAHAM B.
分类号 G06F12/00 主分类号 G06F12/00
代理机构 代理人
主权项
地址