| 摘要 |
PROBLEM TO BE SOLVED: To provide a comparator circuit having a high response speed. SOLUTION: In the comparator composed of a differential amplifier circuit and a latch circuit and having an equalizing transistor, the high-level potential of a control signal inputted to the equalizing transistor is made lower than the high level potential of a clock signal. Since switching noise generated from the equalizing transistor is reduced at the time of a shift from an amplifier-latch stop time to an amplifier-latch active time, a high/low signal is quickly outputted from an output terminal. COPYRIGHT: (C)2006,JPO&NCIPI
|
