发明名称 |
Optimizing IC clock structures by minimizing clock uncertainty |
摘要 |
Clock uncertainty between a receiving cell and a launching cell of a net is estimated by back-tracing a first path from the receiving cell toward the clock source and marking each cell having a predetermined characteristic along the first path. A second path from the launching cell toward the clock source is back-traced to a common one of the marked cells having the predetermined characteristic. Clock uncertainty is calculated based on the portion of the first path from the common marked cell having the predetermined characteristic to the receiving cell. Clock uncertainty is calculated if a slack does not exceed a margin value. In one embodiment, a clock net in the form of a tree is optimized by forcing a first buffer to the center of gravity of a plurality of buffers having nets without timing violations to maximize a common path from the root to the forced buffer and minimize the non-common paths from the forced buffer to the leaves, thereby minimizing clock uncertainty.
|
申请公布号 |
US7096442(B2) |
申请公布日期 |
2006.08.22 |
申请号 |
US20030616623 |
申请日期 |
2003.07.10 |
申请人 |
LSI LOGIC CORPORATION |
发明人 |
LU AIGUO;PAVISIC IVAN;RADOVANOVIC NIKOLA |
分类号 |
G06F17/50;G01R31/30;G06F1/10;G06F9/45;G06F19/00 |
主分类号 |
G06F17/50 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|