发明名称 Novel implantation method to improve ESD robustness of thick gate-oxide grounded-gate NMOSFET's in deep-submicron CMOS technologies
摘要 An implantation method to improve ESD robustness of thick-oxide grounded-gate NMOSFET's in deep-submicron CMOS technologies. Based on standard process flow in DGO, a thick gate-oxide ESD device is improved. Instead of using the standard I/O device, the ESD device uses the thin-oxide N-LDD implantation, and thus its ESD robustness is enhanced. This is performed by updating the logic Boolean operations of thick gate-oxide and thin gate-oxide N-LDD before fabricating the masks. In TGO, the intermediate-oxide ESD uses thin-oxide N-LDD implantation, and the thick-oxide ESD uses intermediate-oxide N-LDD implantation.
申请公布号 US2006180863(A1) 申请公布日期 2006.08.17
申请号 US20050056641 申请日期 2005.02.11
申请人 LSI LOGIC CORPORATION 发明人 CHEN JAU-WEN;HUH YOON;LI ERHONG
分类号 H01L23/62 主分类号 H01L23/62
代理机构 代理人
主权项
地址
您可能感兴趣的专利