发明名称 MEMORY TESTING METHOD, MEMORY TESTING CIRCUIT, AND SEMICONDUCTOR DEVICE
摘要 <p>Provided is a memory testing method for feeding a test result of a memory back to the memory. The memory is divided into a test target portion and a test result holding portion. Write data is fed to the test target portion, and the test result fed back is fed to the test result holding portion. The test target portion and the test result holding portion are interchanged to perform a test targeted for the test target portion and a test targeted for the test result holding portion, thereby to specify the address and bits of a troubled portion in the memory.</p>
申请公布号 WO2006085369(A1) 申请公布日期 2006.08.17
申请号 WO2005JP01954 申请日期 2005.02.09
申请人 FUJITSU LIMITED;SATSUKAWA, YOSHIHIKO 发明人 SATSUKAWA, YOSHIHIKO
分类号 (IPC1-7):G11C29/00;G01R31/28 主分类号 (IPC1-7):G11C29/00
代理机构 代理人
主权项
地址
您可能感兴趣的专利