发明名称 Bumping process
摘要 A bumping process mainly comprises the following steps. Initially, a wafer having a plurality of bonding pads and a passivation layer, which exposes the bonding pads, is provided. Next, a first dielectric layer is disposed on the wafer so as to form a plurality of first openings and second openings. The first openings and the second openings expose the bonding pads and the passivation layer respectively. Afterward, a patterned first electrically conductive layer is formed on the first dielectric layer, the bonding pads and the passivation layer exposed out of the first dielectric layer through the second openings. Then, a second patterned conductive layer is formed directly on the first patterned conductive layer. Next, a second dielectric layer is formed on the first dielectric layer and the patterned second electrically conductive layer, and exposes portions of the second patterned layer through the second openings so that the exposed portion of the second patterned layer through the second openings are regarded as a plurality of bump pads. Therein, the bump pads are electrically connected to the bonding pads through the patterned first electrically conductive layer and the patterned second electrically conductive layers. Finally, a plurality of bumps are formed on the bump pads and the bumps are then reflowed to be mounted securely on the bump pads.
申请公布号 US7091121(B2) 申请公布日期 2006.08.15
申请号 US20040753317 申请日期 2004.01.09
申请人 ADVANCED SEMICONDUCTOR ENGINEERING, INC. 发明人 HORNG CHING-FU
分类号 H01L21/44;H01L21/60;H01L23/31;H01L23/485;H01L23/525 主分类号 H01L21/44
代理机构 代理人
主权项
地址