摘要 |
A memory device has a number of data terminals for transferring data signals and a number of strobe terminals for transferring strobe signals representing timing information of the data. The strobe terminals have a fixed signal level in an inactive mode of the memory device. The memory further includes a controller for reducing any signal instability of the strobe signals when the memory device switches from the inactive mode to a data transfer mode.
|