| 摘要 |
The proposed analyzer of an algorithmic converter contains an address former, two binary counters, two AND logic elements, a NOT logic element, a multiplexer, a demultiplexer, triggers, a pulse generator, a pulse leading edge former, and a comparator.
|
