发明名称 System and method for reducing power consumption during extended refresh periods of dynamic random access memory devices
摘要 A dynamic random access memory ("DRAM") device is operable in either a normal refresh mode or a static refresh mode, such as a self-refresh mode. A cell plate voltage selector couples a voltage of one-half the supply voltage to the cell plate of a DRAM array in a normal refresh mode and in the static refresh mode when memory cells are being refreshed. In between refresh bursts in the static refresh mode, the cell plate voltage selector couples a reduced voltage to the cell plate. This reduces the voltage reduces the voltage across diode junctions formed between the source/drain of respective access transistor and the substrate. The reduced voltage reduces the discharge current flowing from memory cells capacitors, thereby allowing a reduction in the required refresh rate and a consequential reduction in power consumption.
申请公布号 US7082073(B2) 申请公布日期 2006.07.25
申请号 US20040003547 申请日期 2004.12.03
申请人 MICRON TECHNOLOGY, INC. 发明人 CASPER STEPHEN L.
分类号 G11C7/00 主分类号 G11C7/00
代理机构 代理人
主权项
地址