发明名称 Software emulation of directed exceptions in a multithreading processor
摘要 A multithreading microprocessor has a plurality of thread contexts (TCs) each including sufficient state, such as general purpose registers and program counter, to execute a separate thread of execution as one of a plurality of symmetric processors controlled by a multiprocessor operating system. However, the microprocessor hardware does not support the ability for one TC to direct an exception to another TC, i.e., to specify to which of the other TCs the exception is directed. A first thread running on a first TC of the operating system executes architected instructions to halt a second thread (either user or kernel thread) running on a second TC, save state of the second TC, write the second TC state to emulate an exception-including writing a restart register with the address of an exception handler, and unhalt the second TC to execute the exception hander.
申请公布号 US2006161421(A1) 申请公布日期 2006.07.20
申请号 US20050313272 申请日期 2005.12.20
申请人 MIPS TECHNOLOGIES, INC. 发明人 KISSELL KEVIN D.
分类号 G06F9/455 主分类号 G06F9/455
代理机构 代理人
主权项
地址