发明名称 SEMICONDUCTOR INTEGRATED CIRCUIT AND BURN-IN TEST METHOD THEREFOR
摘要 PROBLEM TO BE SOLVED: To provide a semiconductor integrated circuit which can sufficiently activate the inside of a circuit at burn-in test, and to reduce the overhead of the circuits required for the burn-in test. SOLUTION: The semiconductor integrated circuit comprises sequential circuits 1 to 3, combinational circuits 4, 5, a scan test circuit 6, a storage circuit 7, a BIST circuit 8, and a selection circuit 9. In the BIST circuit 8, a control circuit 81 is provided which writes burn-in test data to a predetermined storage area of the storage circuit 7. The selection circuit 9, at the time of the burn-in test, selects the burn-in test data written to the storage circuit 7 and distributes it into the sequential circuits 1 to 3. COPYRIGHT: (C)2006,JPO&NCIPI
申请公布号 JP2006189286(A) 申请公布日期 2006.07.20
申请号 JP20050000437 申请日期 2005.01.05
申请人 SEIKO EPSON CORP 发明人 KOIZUMI NORIOMI
分类号 G01R31/28;G01R31/30;H01L21/66;H01L21/822;H01L27/04 主分类号 G01R31/28
代理机构 代理人
主权项
地址