| 摘要 |
A linear interpolator is provided that includes differential pairs of transistors biased such that a first input voltage may be multiplied by a factor r wherein 0<=r<=1 and such that a second input voltage may be multiplied by the complement factor (1-r). By combining the multiplied input voltages, a linear interpolation is provided based upon the factor r.
|
