发明名称 |
System and method for balancing capacitively coupled signal lines |
摘要 |
A signal balancing circuit for capacitively coupled signaling between transmitting and receiving devices over a plurality of capacitively coupled signal lines on which data signals are transmitted from the transmitting device to the receiving device. The signal balancing circuit includes an encode circuit for forcing a signal transition of a data signal for a data interval in response to the data signal maintaining the same logic state throughout a respective time interval. A balancing signal is generated having a logic level and a timing relative to the time intervals of the respective data signals indicative of inversion of a particular data signal. A decode circuit coupled to the encode circuit to receive the balancing signal forces a transition of the transitioned signal at the appropriate time in accordance with the balance signal to recover the original logic level of the data signal.
|
申请公布号 |
US7075330(B2) |
申请公布日期 |
2006.07.11 |
申请号 |
US20050193260 |
申请日期 |
2005.07.29 |
申请人 |
MICRON TECHNOLOGY, INC. |
发明人 |
NEAVES PHILIP |
分类号 |
H03K19/00;H03M5/14;H04L25/02;H04L25/10 |
主分类号 |
H03K19/00 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|