High speed sample-and-hold circuit

摘要

The use of a dynamic current bias technique to dynamically bias a voltage switch of a sample-and-hold circuit is disclosed. Dynamically biasing the voltage switch mitigates nonlinear distortion caused by V_BE (V_GS) variation during charging and discharging the holding capacitor of the sample-and-hold circuit The bandwidth of the sample-and-hold circuit is enhanced.