发明名称 ANALOG MOS CIRCUITS HAVING REDUCED VOLTAGE STRESS
摘要 Circuits and methods are provided for reducing the voltage stress applied to the drain to source conduction path of an FET and/or to reduce the stress to the gate oxide of an FET which may have a thin gate oxide. Thus, in a current mirror circuit disclosed herein, a first field effect transistor (FET) has a first gate and a first drain, in which the first drain is conductively connected to a current source for conducting a first current. The current mirror circuit also includes at least one second FET having a second gate conductively connected to the first gate, in which the second FET is operable to output a second current in fixed proportion to the first current. A switching element having a first conductive terminal is connected to the first gate and to the second gate, the second conductive terminal being connected to the first drain of the first FET. A switching network is operable to controllably switch the first and second FETs and the third switching element between a powered on state in which the first and second currents are conducted and the third switching element is conducting, and a powered off state in which the first and second currents are not conducted and the third switching element is nonconducting such that the same drain to source voltage stress is applied to both first and second FETs.
申请公布号 US2006145751(A1) 申请公布日期 2006.07.06
申请号 US20050905436 申请日期 2005.01.04
申请人 INTERNATIONAL BUSINESS MACHINES CORPORATION 发明人 GANGASANI GAUTAM;HSU LOUIS L.;SELANDER KARL D.;ZIER STEVEN J.
分类号 G05F1/10 主分类号 G05F1/10
代理机构 代理人
主权项
地址