发明名称 U-gate transistors and methods of fabrication
摘要 A process is described for manufacturing of non-planar multi-corner transistor structures. A fin of a semiconductor material having a mask on a top surface of the fin is formed on a first insulating layer. A second insulating layer is formed on the fin exposing a top surface of the mask, wherein a protection layer is deposited between the fin and the second insulating layer. Next, the mask is removed and spacers are formed on the fin adjacent to the protection layer. A recess having a bottom and opposing sidewalls is formed in the fin. A gate dielectric layer and a gate electrode are formed on the top surface, the opposing sidewalls of the fin and on the bottom and on the opposing sidewalls of the recess in the fin. A source region and a drain region are formed in the fin at the opposite sides of the gate electrode.
申请公布号 US7071064(B2) 申请公布日期 2006.07.04
申请号 US20040949994 申请日期 2004.09.23
申请人 INTEL CORPORATION 发明人 DOYLE BRIAN;SINGH SURINDER;SHAH UDAY;BRASK JUSTIN;CHAU ROBERT
分类号 H01L21/336;H01L29/76 主分类号 H01L21/336
代理机构 代理人
主权项
地址