发明名称 METHOD OF FORMING ISOLATION TRENCH WITH SPACER FORMATION
摘要 A strained silicon semiconductor arrangement with a shallow trench isolation (STI) structure has a strained silicon (Si) layer (52) formed on a silicon germanium (SiGe) layer (50). A trench (58) extends through the Si layer (52) into the SiGe layer (50), and sidewall spacers (62) are employed that cover the entirety of the sidewalls within the trench in the SiGe layer (50). Following STI fill, polish and nitride stripping process steps, further processing can be performed without concern of the SiGe layer (50) being exposed to a silicide formation process.
申请公布号 WO2006049848(A3) 申请公布日期 2006.06.29
申请号 WO2005US37096 申请日期 2005.10.12
申请人 ADVANCED MICRO DEVICES, INC.;DAKSHINA-MURTHY, SRIKANTESWARA;BONSER, DOUGLAS;KELLING, MARK, C.;NOMURA, ASUKA 发明人 DAKSHINA-MURTHY, SRIKANTESWARA;BONSER, DOUGLAS;KELLING, MARK, C.;NOMURA, ASUKA
分类号 H01L21/762 主分类号 H01L21/762
代理机构 代理人
主权项
地址