发明名称 Circuit and method for processing communication packets and valid data bytes
摘要 Method and apparatus for processing data packets within a communication system such as a synchronous optical network (SONET) detect an invalid byte and drop and shift bytes of data to address an invalid byte. A method according to one embodiment of the present invention, includes receiving a first data packet in the communication system. Thereafter, it is determined whether this packet ends with both a valid byte and an invalid byte of data. If both the valid and invalid bytes are present, the invalid byte is dropped and a valid byte from a succeeding data packet is concatenated with the valid byte of the first data packet, and byte shifting occurs in the succeeding data packet. Byte shifting continues until a second packet ending with an invalid byte is encountered. Skipping a clock cycle at the end of the second packet with the invalid byte results in packets with only valid data.
申请公布号 US7068673(B2) 申请公布日期 2006.06.27
申请号 US20020087228 申请日期 2002.02.27
申请人 ANNADURAI ANDY P;HAN FENG;RAHMAN MOHAMMED;TSU CHRIS 发明人 ANNADURAI ANDY P.;HAN FENG;RAHMAN MOHAMMED;TSU CHRIS
分类号 H04L12/56;H04L29/06 主分类号 H04L12/56
代理机构 代理人
主权项
地址