发明名称 |
Semiconductor memory device having row path control circuit and operating method thereof |
摘要 |
A semiconductor memory device having a row path control circuit for reducing a peak current. The semiconductor memory device including: a bank controller for activating the bank signal as a first and a second bank driving signals; an inner address counter for generating an internal address in response to the refresh signal; a row address latch for selecting one of the internal address and the inputted address; a first decoder for decoding the row address in response to the first bank driving signal; a second decoder for decoding the row address in response to the second bank driving signal; a first row controller for activating a first amplifier enable signal in response to the first bank driving signal; a second row controller for activating a second amplifier enable signal in response to the second bank driving signal; and a amplifier for amplifying memory cell data of the activated word line.
|
申请公布号 |
US7068558(B2) |
申请公布日期 |
2006.06.27 |
申请号 |
US20040877037 |
申请日期 |
2004.06.24 |
申请人 |
HYNIX SEMICONDUCTOR INC. |
发明人 |
CHO JIN-HEE |
分类号 |
G11C7/00;G11C8/08;G11C11/406;G11C11/4076;G11C11/408 |
主分类号 |
G11C7/00 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|