| 摘要 |
In the static noise check of the LSI hierarchical design, in order to reduce the data volume of the common parts and load of the design operation and DA, when a plurality of cores, comprising the same sub-chips, are present, the static noise check data for the whole chip is generated from the core-level design data of one of the cores, and the chip-level design data.
|
