发明名称 |
Semiconductor memory device with common I/O type circuit configuration achieving write before sense operation |
摘要 |
A connection gate circuit includes first and second N channel MOS transistors connected in series between a first bit line of a pair of bit lines and a first global IO line of a pair of IO lines, and third and fourth N channel MOS transistors connected in series between a second bit line of the pair of bit lines and a second global IO line of the pair of IO lines. The first and second N channel MOS transistors have their gates receiving a sense amplifier activation signal activating a sense amplifier. The third and fourth N channel MOS transistors have their gates receiving a column selection signal.
|
申请公布号 |
US7064993(B2) |
申请公布日期 |
2006.06.20 |
申请号 |
US20030671795 |
申请日期 |
2003.09.29 |
申请人 |
RENESAS TECHNOLOGY CORP. |
发明人 |
GYOHTEN TAKAYUKI;HARAGUCHI MASARU;MORISHITA FUKASHI |
分类号 |
G11C7/00;G11C11/409;G11C7/06;G11C11/4091;G11C11/4096 |
主分类号 |
G11C7/00 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|