发明名称 Standby current reduction over a process window with a trimmable well bias
摘要 An integrated circuit device including a plurality of MOSFETs of similar type and geometry is formed on a substrate with an ohmic contact, and an adjustable voltage source on the die utilizing clearable fuses is coupled between the ohmic contact and the sources of the MOSFETs. After die processing, a post-processing test is performed to measure an operating characteristic of the die such as leakage current or switching speed, and an external voltage source is applied and adjusted to control the operating characteristic. The on-die fuses are then cleared to adjust the on-die voltage source to match the externally applied voltage. The operating characteristic may be determined by including a test circuit on the die to exhibit the operating characteristic such as a ring oscillator frequency. This approach to controlling manufacturing-induced device performance variations is well suited to efficient manufacture of small feature-size circuits such as DRAMs.
申请公布号 US7060566(B2) 申请公布日期 2006.06.13
申请号 US20040873010 申请日期 2004.06.22
申请人 INFINEON TECHNOLOGIES AG 发明人 VOGELSANG THOMAS
分类号 H01L21/336;H01L27/092;H01L29/76;H03K3/00;H03K19/00 主分类号 H01L21/336
代理机构 代理人
主权项
地址
您可能感兴趣的专利