发明名称 Switched capacitor sampler circuit and method therefor
摘要 A switched capacitor sampler circuit ( 220 ) includes an input terminal ( 224 ) for receiving an input voltage, an output terminal ( 226 ), a capacitor ( 222 ) having first and second terminals, and a switching circuit ( 230 ). The switching circuit ( 230 ) is coupled to the input terminal ( 224 ), the output terminal ( 226 ), and the first and second terminals of the capacitor ( 222 ). The switching circuit ( 230 ) stores a charge on the capacitor ( 222 ) proportional to the input voltage during a sample period, and transfers the charge from the capacitor ( 222 ) to the output terminal ( 226 ) during a transfer period subsequent to the sample period. The switching circuit ( 230 ) transfers the charge in a plurality of charge portions corresponding to a like plurality of phases of the transfer period.
申请公布号 US2006119411(A1) 申请公布日期 2006.06.08
申请号 US20040003288 申请日期 2004.12.03
申请人 SILICON LABORATORIES, INC. 发明人 WEI DERRICK C.
分类号 G06F7/64 主分类号 G06F7/64
代理机构 代理人
主权项
地址