发明名称 Method and circuit for error correction in CAM cells
摘要 A method and circuit is provided for detecting and correcting errors in an array of content addressable memory (CAM) cells. The array includes wordlines, searchlines, bitlines, and matchlines for reading from, writing to, and searching CAM cells in the array. The method includes the following steps: a row parity bit corresponding to a parity of a first plurality of bits stored along a row of CAM cells is stored; a column parity bit corresponding to the parity of a second plurality of bits stored along a column of CAM cells is stored; a parity of the first plurality of bits is read and generated and the generated parity is compared to the stored row parity bit, if the generated and stored parity bits do not match, columns of the array are cycled through; a parity of the second plurality of bits is read and generated and the generated parity is compared to the stored column parity bit until a mismatch is indicated; and, a bit located at an intersection of the mismatched row and column is inverted if the mismatch is indicated.
申请公布号 US2006123327(A1) 申请公布日期 2006.06.08
申请号 US20050313661 申请日期 2005.12.22
申请人 MOSAID TECHNOLOGIES INCORPORATED 发明人 FOSS RICHARD;ROTH ALAN
分类号 G06F11/00;G06F11/10;G11C15/00;H03M13/00 主分类号 G06F11/00
代理机构 代理人
主权项
地址