摘要 |
<p>A pair of complementary clock signals are output from a level shifter, and input to first and second buffer circuits. The first and second buffer circuits are each formed of a plurality of inverters. An inverter in a first stage of one buffer circuit is provided close to the level shifter, followed by arrangement of an inverter in a first stage of the other buffer circuit.</p> |