A system and method for reducing wire delay or congestion during synthesis of hardware solvers

摘要

One embodiment of the invention is a method for producing a hardware solver 502 for intermediate code 503 comprising analyzing intermediate code for at least one instantiation that may cause at least one of wire delay and congestion in the solver, forming compensation 533 for the least one instantiation, and forming the solver 507 in accordance with the compensation.