| 摘要 |
A probe card having a member for sending and receiving electrical signals for operational testing of a semiconductor integrated circuit, and a plurality of probe pins extending from the member in a manner which causes free ends of the pins to contact wafer test pads substantially across a maximum dimension of the pads. Also, a test pad for a wafer or a substrate having a pad of electrically conductive material disposed in an area between seal rings of the wafer or substrate, the pad having a shape and/or a rotational orientation within the area between the seal rings that minimizes pad material immediately adjacent the seal rings. Further, a test pad for a wafer or substrate including a passivation layer disposed thereover, the test pad formed of a layer of electrically conductive material and disposed in an opening in the passivation layer, the opening disposed over an uppermost metal layer of the wafer or substrate, the opening and the test pad dimensioned so that the test pad does not contact the passivation layer. Still further, a protection structure for a wafer die core comprising a wafer including a passivation layer and a test pad extending through the passivation layer, and a trench in the passivation layer adjacent to an edge of the test pad.
|
