发明名称 Twin-cell bit line sensing configuration
摘要 Twin-cell bit line sensing structures and techniques are provided. Utilizing a folded bit line like structure, with bit line and complementary bit lines located together, sense amplifiers can be between cell arrays. Bit line switches, responsive to activated word lines in an array, may be used to selectively couple bit line pairs of the shared arrays with the sense amplifiers with a single word line activation.
申请公布号 US2006109731(A1) 申请公布日期 2006.05.25
申请号 US20040992826 申请日期 2004.11.19
申请人 SUH JUNGWON;OH JONG-HOON 发明人 SUH JUNGWON;OH JONG-HOON
分类号 G11C8/00 主分类号 G11C8/00
代理机构 代理人
主权项
地址