| 摘要 |
PROBLEM TO BE SOLVED: To provide a processor with cache way prediction using a branch target address and method thereof. SOLUTION: The processor compares to which of subtags detected by interpreting the branch target address by a way prediction part partial information of the branch target address predicted by a branch prediction part is matched in parallel with determination of an address to be fetched to the next processor cycle by a fetch part. By such comparison, the cache way having a probability of resulting in a cache hit is determined, when the branch target address is determined as an instruction word address to be fetched next, a fetch instruction word is extracted by accessing only to the determined cache way. COPYRIGHT: (C)2006,JPO&NCIPI
|
