摘要 |
A multiprocessor system is provided that has a plurality of processor module s coupled together via a backplane. The system comprises a first processor module having a first processor and a first switch with a plurality of I/O ports and a plurality of communication paths coupled to the I/O ports of the first switch, the first switch being operable to route data packets. The system further comprises a second processor module having a second processor and a second switch with a plurality of I/O ports and a plurality of communication paths coupled to the I/O ports of the second switch, the secon d switch being operable to route data packets. The system also comprises a thi rd processor module having a third processor and a first communication device that is operable to communicate with the first switch via a first communication path on the backplane and operable to communicate with the second switch via a second communication path on the backplane. In addition, the system comprises a fourth processor module having a fourth processor and a second communication device that is operable to communicate with the first switch via a third communication path on the backplane and operable to communicate with the second switch via a fourth communication path on the backplane. The first switch is operable to route data packets from one of th e first, second, third or fourth processors to another of the first, second, third or fourth processors. The second switch is also operable to route data packets from one of the first, second, third or fourth processors to another of the first, second, third or fourth processors.
|