摘要 |
There is provided a multi-port memory device, which is capable of minimizing a layout area of a global data bus connection circuit while maintaining a line arrangement of global data buses. The multi-port memory device includes a plurality of unit global data bus connection circuits for selectively connecting first and second global data buses, each of which includes a plurality of lines. The plurality of unit global data bus connection circuits are arranged in MxN matrix (M and N are integers greater than or equal to two). The respective unit global data bus connection circuits are overlapped with line axis of the corresponding first and second global data buses and adjacent line axis. Loads to be driven by the control signal of the global data bus connection circuit can be reduced and skew of the pipe register control signal can be minimized.
|