| 摘要 |
A processor ( 1700 ) for processing instructions has a pipeline ( 1710, 1736, 1740 ) including a fetch stage ( 1710 ) and an execute stage ( 1870 ), a first storing circuit (aGHR 2130 ) associated with said fetch stage ( 1710 ) and operable to store a history of actual branches, and a second storing circuit (wGHR 2140 ) associated with said fetch stage ( 1710 ) and operable to store a pattern of predicted branches, said second storing circuit (wGHR 2140 ) coupled to said first storing circuit (aGHR 2130 ), said execute stage ( 1870 ) coupled back to said first storing circuit (aGHR 2130 ). Other processors, wireless communications devices, systems, circuits, devices, branch prediction processes and methods of operation, processes of manufacture, and articles of manufacture, as disclosed and claimed.
|
