发明名称 PACKAGE FOR INTEGRATED CIRCUIT DIE
摘要 A circuit package for housing semiconductor or other integrated circuit devices (110) includes a high-copper flange (102), one or more high-copper leads (106) and a liquid crystal polymer frame (104) molded to the flange and the leads. The flange includes a dovetail-shaped groove or other frame retention feature (500) that mechanically interlocks with the molded frame. During molding, a portion of the frame forms a key (502) that freezes in or around the frame retention feature. The leads include one or more lead retention features (310) to mechanically interlock with the frame. During molding, a portion of the frame freezes in or adjacent these lead retention features. The frame includes compounds to prevent moisture infiltration and match its coefficient of thermal expansion (CTE) to the CTE of the leads and flange. The frame is formulated to withstand die-attach temperatures. A lid (200) is ultrasonically welded to the frame after a die is attached to the flange.
申请公布号 WO2004068558(A3) 申请公布日期 2006.04.20
申请号 WO2004US02464 申请日期 2004.01.29
申请人 QUANTUM LEAP PACKAGING, INC.;ZIMMERMAN, MICHAEL 发明人 ZIMMERMAN, MICHAEL
分类号 H01L23/047;H01L23/10;H01L23/492;H01L23/498 主分类号 H01L23/047
代理机构 代理人
主权项
地址