发明名称 Bus system and semiconductor integrated circuit
摘要 A technology for allowing easy handling of a change in the address range of the subject of access or any of bus masters is provided. There is provided an address monitor unit including a table which is shared among a plurality of bus masters and stores therein access right information that has been preset in correspondence to the subject of access and to address information corresponding thereto and capable of determining, by referencing the table, the presence or absence of an access right for each of the bus masters based on the subject-of-access information of each of the bus masters and on address information outputted from the bus master. Since the table is shared among the plurality of bus masters, when the address range of the subject of access or any of the bus masters is changed, the table may be rewritten appropriately. This allows, when a plurality of bus masters are connected to a common bus, easy handling of a change in the address range of the subject of access or any of the bus masters.
申请公布号 US2006080485(A1) 申请公布日期 2006.04.13
申请号 US20050213795 申请日期 2005.08.30
申请人 RENESAS TECHNOLOGY CORP. 发明人 TAWARA YASUHIRO;NISHIMOTO JUNICHI
分类号 G06F13/00 主分类号 G06F13/00
代理机构 代理人
主权项
地址
您可能感兴趣的专利