| 摘要 |
An efficient implementation of DSP functions in a field programmable gate array (FPGA) using one or more computational blocks, each block having a multiplier, an accumulator, and multiplexers. The structure implements most common DSP equations in a fast and a highly compact manner. A novel method for cascading these blocks with the help of dedicated DSP lines is provided, which leads to a very simple and proficient implementation of n-stage MAC operations.
|
